

PM20025G-04 Datasheet

Motor MCU with 3-Phase 40V Pre Driver Embedded

Version: Rev.1.1

Release Date: 2025-07-15

Contents

1 Introduction	1
2 Product Description	2
2.1 Product Features	2
2.2 Device Overview	5
3 Ordering Information	6
3.1 Ordering Information	6
3.2 Marking Information	6
4 Function Introduction	7
4.1 Block Diagram	7
4.2 Structural Block Diagram	7
4.3 Memory Mapping Configuration	9
4.4 Memory	9
4.4.1 Flash	9
4.4.2 SRAM	9
4.5 Power Supply	9
4.6 Power Supply Monitor	10
4.7 Low-Power Mode	10
4.8 Reset	10
4.8.1 System Reset	10
4.8.2 Power Reset	11
4.9 Clock & Clock Tree	11
4.10 GPIO	12
4.11 SYSCFG	12
4.12 Boot Mode	12
4.13 DMA	12
4.14 Interrupts and Events	13
4.14.1 NVIC	13
4.14.2 EXTI	13
4.15 Independent Watchdog (IWDG)	13
4.16 Window Watchdog (WWDG)	13
4.17 Timer	13

4.17.1 Advanced Timer	14
4.17.2 General-purpose Timer	14
4.17.3 Basic Timer	14
4.17.4 System Tick Timer	15
4.18 ADC	15
4.18.1 3.18.1 Internal Reference Voltage	15
4.19 Voltage Comparator (COMP)	15
4.20 Operational Amplifier (OPAMP)	15
4.21 Division and Square Root Calculation Unit (DVSQ)	16
4.22 I ² C Bus	16
4.23 Universal Asynchronous Receiver/Transmitter (UART)	16
4.24 Serial Peripheral Interface (SPI)	17
4.25 RTC	17
4.26 96-bit UID	17
4.27 Debug Interface (DBG)	17
5 Electrical Characteristics	18
5.1 Maximum Absolute Rating	18
5.1.1 Limit Voltage Characteristics	18
5.1.2 Limit Current Characteristics	18
5.1.3 Limit Temperature Characteristics	19
5.1.4 LDO Characteristics	19
5.2 Operating Parameters	19
5.2.1 Recommended Operating Conditions	19
5.2.2 BOR Characteristics	19
5.2.3 On/Off Reset Characteristics	20
5.2.4 Internal Reference Voltage	20
5.2.5 Operating Current Characteristics	21
5.2.6 External High-speed HSE Clock Characteristics	22
5.2.7 Internal High-speed HSI Clock Characteristics	23
5.2.8 Internal Low-speed LSI Clock Characteristics	23
5.2.9 PLL Characteristics	24
5.2.10 Characteristics of Flash Memory	24
5.2.11 IO Input Pin Characteristics	24

5.2.12 IO Output Pin Characteristics	25
5.2.13 NRST Reset Pin Characteristics	25
5.2.14 TIM Counter Characteristics	25
5.2.15 ADC Characteristics	25
5.2.16 DAC Voltage Divider Characteristics	28
5.2.17 Characteristics of Voltage Comparator COMP	28
5.2.18 Characteristics of Operational Amplifier OPAMP	29
5.2.19 Dynamic Electrical Characteristics of Three-phase Gate Driver	30
6 Typical Circuit	32
6.1 Power Supply	32
7 Pin Definition	33
7.1 QFN40 Package	33
7.2 Definition of Pins for Each package	33
7.3 Pin Multiplexing AF Function Table	36
8 Packaging Parameters	38
8.1 Package Size	38
9 Acronyms	39
10 Version History	40
Disclaimer	错误! 未定义书签。

1 Introduction

This document is the datasheet for the PM20025G-04 series. The PM20025G-04 series of chips are motor-specific MCUs developed by PANJIT International Inc.. They include the following models:

- **PM20025G-04 (QFN40 package)**

Users can refer to the "PM20025G User Manual" for further understanding of the functionality of this series of chips.

2 Product Description

The PM20025G-04 series uses an ARM® Cortex®-M0 core with a maximum operating frequency of up to 48MHz, and is equipped with 32Kbyte of Flash and 4Kbyte of SRAM.

Built-in a 16-bit advanced timer with 3 PWM outputs, all of which have asymmetric dead zone complementary outputs, a 32-bit general-purpose timer, a 16-bit general-purpose timer, and a 16-bit basic timer.

Built-in 1 simple RTC, supports alarm clock function, can run in low power consumption mode, provides a wake-up source for the chip.

Built-in analog circuit includes: 1 12-bit ADC dual-channel simultaneous sampling and protection, as well as up to 10 external channels, 3 analog operational amplifiers with PGA mode, 4 analog comparators with threshold PGA, 1 power-on/power-down/under-voltage reset circuit POR/PDR/BOR, and 1 internal reference voltage for on-chip ADC sampling.

All pins except for power, ground, and NRST can be used as GPIO, peripheral IO, or external interrupt inputs; In applications where the number of pins is limited, provide as many pins as possible.

Support traditional Flash read-write protection, as well as the patented Flash code encryption developed by PANJIT International Inc..

PM20025G-04 built-in multiple communication interfaces: 2-channel UART, 1-channel high-speed SPI, 1-channel I²C.

It also integrates a hardware division and square root operation unit DVSQ, which improves the software processing capability and the ability to quickly respond to external events.

Support Sleep and Stop low power consumption modes, suitable for applications with high requirements for low power consumption of chips.

PM20025G-04 integrates three independent PMOS and three independent NMOS gate drivers and outputs 5.0V, 50mA LDO.

With these rich peripherals, PM20025G-04 is particularly suitable for applications such as square wave/FOC drive control for BLDC/PMSM motors:

- Electric tools
- Industrial fans
- Compressors
- Electric vehicles
- range hood
- Vacuum cleaner
- Water pump
- Ceiling fan

2.1 Product Features

- ◆ CPU Core
 - ARM® Cortex®-M0
 - Maximum clock frequency: 48 MHz
 - 24-bit SysTick Timer
- ◆ Operating Voltage Range
 - 8V~24V
- ◆ Operating temperature range
 - -40°C ~ +105°C
- ◆ Memory
 - 32 Kbyte Flash

- When the CPU's clock frequency is not higher than 24MHz, it supports 0-wait-state bus cycle access to Flash.
- The Flash has a data security protection feature, allowing separate settings for read protection and write protection.
- It supports instruction and data encryption for Flash storage, which can prevent the Flash content from being physically attacked.
- **4Kbyte SRAM**
- ◆ **Clock**
 - **External high-speed HSE clock: 4~32MHz**
 - **External Low-speed LSE clock: 32.768kHz**
 - **On-chip high-speed HSI clock: 8/12/48MHz**
 - **On-chip slow-speed LSI clock: 40kHz**
 - **PLL Clock: 1~48MHz**
 - **External GPIO input clock: 5~30MHz**
- ◆ **Reset**
 - **External Pin Reset (NRST Pin)**
 - **Option Byte Loader Reset**
 - **Window Watchdog Counter Termination (WWDG Reset)**
 - **Independent Watchdog Counter Termination (IWDG Reset)**
 - **Power-on Reset (POR/PDR/BOR)**
 - **Software Reset (SW Reset)**
 - **Low-Power Management Reset**
- ◆ **GPIO Port**
 - **Support up to 31 GPIO ports**
- ◆ **1 DMA Controller**
 - **With 5 channels, allowing selection of different request sources.**
 - **Supports triggering from various peripherals such as TIM, SPI, I²C, UART, ADC, etc.**
- ◆ **Data communication interfaces**
 - **2 x UART**
 - **1 x I²C**
 - 1Mbps/400kbps/100kbps transmission Rate
 - Support data reception wake-up in Stop mode
 - **1 route high speed SPI**
 - Maximum transmission rate of 18 Mbps
- ◆ **Timer**
 - **1 dedicated 16-bit advanced motor control timer (TIM1)**
 - 4 PWM outputs, with 3 featuring asymmetric dead-time complementary PWM outputs
 - Support external pin signal braking and internal comparator output signal braking
 - Support multi-point comparison output triggers for ADC on CC1~CC6 channels
 - **2 general-purpose timers**
 - 1 x 32-bit general-purpose timer (TIM2)
 - 1 x 16-bit general-purpose timer (TIM3)
 - **1 x 16-bit basic timer (TIM6)**
- ◆ **DVSQ**
 - **Support 32-bit fixed-point division, providing both quotient and remainder simultaneously**
 - **Support high-precision square root calculation for 32-bit fixed-point numbers**
- ◆ **On-chip analog circuits**
 - **1 x 12-bit Dual-Channel Sample-and-Hold SAR ADC (up to 10 external analog signal input channels)**

- 12-bit resolution
- Maximum conversion frequency: 1MSPS
- 2 independent sample-and-hold units, capable of sampling two signals simultaneously
- Support 4 independent conversion queues and 1 test queue
- Support automatic continuous conversion and scan conversion functions
- Support channel replacement function in regular queues
- Support multiple hardware trigger sources (TIM1_TRGO, TIM1_CCx, GPIO input events, etc.)
- Support averaging of multiple sampled data in regular queues
- Independent channel data result registers
- **Internal Reference Voltage**
 - Internal reference voltage output connected to a dedicated ADC channel
- **4 Voltage Comparators**
 - Comparator reference voltage can be from an external signal input or an internal 8-bit DAC
 - Comparator output can be used as a brake for advanced timers
- **3 Operational Amplifiers**
 - Gain programmable
 - Amplifier output signal can be routed to a pin or internally to an ADC sampling channel
- ◆ **Three-phase brushless gate driver**
 - **Drive Current: +300mA/-60mA(typ.)**
 - **Output gate voltage is 10V**
 - **Integrated dead-time: 50ns (typ.)**
 - **Integrated over-temperature protection function**
- ◆ **96-bit unique chip ID identifier**
 - **Used as serial numbers and security keys**
 - **Activates secure boot process**
- ◆ **CPU Tracing and Debugging**
 - **SWD debug interface**
 - **ARM® CoreSight™ debug components (ROM-Table, DWT, and BPU)**
 - **Custom DBGMCU debug controller (low-power mode emulation control, debug peripheral clock control, debug and trace interface allocation)**

2.2 Device Overview

Table 2-1 PM20025G-04 Series Feature

Feature		PM20025G-04
GPIO		31
Package		QFN40
Operating Voltage		8V~40V
Operating Temperature		-40°C ~ +105°C
Memory	Flash(Kbyte)	32
	SRAM(Kbyte)	4
CPU	Core	Cortex®-M0
	Operating Frequency	48MHz
Number of DMA Channels (DMA Channel Count)		1 (5 Channels)
Fixed-Point Division and Square Root Unit (DVSQ)		1
Clock	Internal LSI	40kHz
	Internal HSI	8 MHz /12 MHz /48MHz
	PLL Clock	Support
	External HSE	4~32MHz
	External LSE	32.768kHz
Timer	Advanced Timer	1* (16 bit) : TIM1
	General Timer	1* (32 bit) : TIM2
		1* (16 bit) : TIM3
	Basic Timer	1* (16 bit) : TIM6
	Simple Real-Time Clock (RTC)	1 Independent 32-bit Counter (Capable of Operating in Low-Power Mode)
	System Tick Timer	1
	Independent Watchdog Timer (IWDG)	1
Window Watchdog Timer (WWDG)	1	
Communication Peripherals	UART	2
	I ² C	1
	SPI	1
ADC	Number of ADCs (External Analog Channel Count)	1 (9)
	Reference Selection	Internal Reference Voltage
	ADC Conversion Rate	1MSPS
	ADC Accuracy	12bit
Voltage Comparator (COMP)		4
Operational Amplifier (OPAMP)		3
Three-Phase Gate Driver		3P+3N
96-bit UID		1

3 Ordering Information

3.1 Ordering Information

Table 3-1 PM20025G-08 Product Ordering Information

Order number	Marking ID	Package	Description
PM20025G-04QW	PM20025G 04QW YMDNN	WQFN6x6-40	Halogen Free RoHS compliant in Tray Packaging 4900pcs

3.2 Marking Information

Table 3-2 PM20025G-08 Product Marking Information

Marking	Package	Definition
PM20025G 04QW YMDNN	WQFN6x6-40	Product code : PM20025G Voltage/Package code : 04QW Y : Year code M : Month code D : Day code NN: Serial Number

4 Function Introduction

4.1 Block Diagram

The chip internally integrates a 5V LDO and Gate Driver. The internal connection method is as follows:




Figure 4-1 Block Diagram

4.2 Structural Block Diagram

The device internally integrates 32Kbytes of Flash memory, which is used for storing programs and data.

The ARM® Cortex®-M0 processor is an embedded 32-bit RISC processor that offers excellent computational performance and advanced interrupt system response. This series of products features a built-in Cortex®-M0 core, making it compatible with all ARM tools and software.

Taking PM20025G-04 as an example, the functional block diagram of this series of products is as follows:




Figure 4-2 PM20025G-04 Functional Block Diagram

Note:

V_{DD} and V_{DDA} are internally connected together.

4.6 Power Supply Monitor

The chip is equipped with built-in Power-On Reset (POR), Power-Down Reset (PDR), and Brown-Out Reset (BOR) circuits. The system can operate normally when the supply voltage reaches 2.2V. When V_{DD}/V_{DDA} falls below the specified threshold voltages V_{POR}/V_{PDR} , the system remains in reset state without the need for an external reset circuit. During power-up, the BOR keeps the device in reset state until the power supply voltage reaches the specified V_{BOR} threshold. When BOR is disabled, power supply is monitored by POR/PDR.

4.7 Low-Power Mode

The device supports Sleep mode and Stop mode.

Sleep Mode: Only the CPU stops, while all peripherals remain operational and can wake up the CPU upon occurrence of an interrupt/event.

Stop Mode: Stop mode achieves the lowest power consumption while preserving SRAM and register contents. In stop mode, all clocks in the core domain are turned off, and PLL, HSI, and HSE oscillators are disabled. The MCU can be woken up from stop mode by any signal configured as EXTI, which can be one of the 16 external I/O ports. The MCU can also be woken up from Stop mode after receiving data via I²C.

4.8 Reset

4.8.1 System Reset

System reset resets all registers to their reset states, except for the reset flag bits in the RCC_CSR register. Users can identify the source of the reset event by checking the reset status flag bits in the RCC_CSR control and status register.




Figure 4-4 Reset Signal

When any of the following events occur, a system reset will be generated:

- Low level on the NRST pin (external reset)
- Option byte loader reset
- Window watchdog timer counter expiration (WWDG reset)
- Independent watchdog timer counter expiration (IWDG reset)

- **Power reset (power-on reset/power-down reset/brown-out reset)**
- **Software reset (SW reset):** This can be achieved by setting the SYSRESETREQ bit in the Cortex®-M0 Interrupt Enable and Reset Control Register to '1'.
- **Low-power management reset**

Except for power resets, all other reset sources will ultimately act on the NRST pin and remain low during the reset process. The reset entry vector is fixed at address 0x00000004. The internal reset signals within the chip (excluding power resets) will be output on the NRST pin. The pulse generator ensures that each internal reset source has a pulse delay of at least 40 microseconds. When the NRST pin is pulled low to generate an external reset, a reset pulse will be generated.

4.8.2 Power Reset

A power reset will be generated when any of the following events occur:

- **Power-on/power-down reset (POR/PDR)**
- **Brown-out reset (BOR)**

The chip integrates an internal power-on reset (POR)/power-down reset (PDR) circuit. This circuit is always active to ensure the system operates normally when the power supply exceeds 2.2V. When V_{DD} is less than the POR/PDR threshold, the MCU will be reset without the need for an external reset circuit.

The chip also integrates an internal brown-out reset (BOR) circuit. The BOR option is not enabled by default, and the power supply is monitored by the POR/PDR at this time. Users can configure the MCU option bytes to enable or disable the BOR function.

4.9 Clock & Clock Tree




Figure 4-5 Clock Tree

Note: Only LQFP48 and QFN40 packages support LSE.

As shown in the diagram above, HSI48 and ADCCLK are derived from the same internal oscillator with an output frequency of 48MHz. Therefore, when using either the HSI48 or ADCCLK clock, the other clock source cannot be turned off to reduce power consumption.

Upon startup, the device selects the system clock (SYSCLK) as the CPU operating clock. The 48MHz clock output by the internal oscillator is divided down to produce HSI, which serves as the default system clock after the chip is

powered on. HSI/HSE can be used as the input for the PLL prescaler, so by using the PLL in combination, a richer variety of system clock frequencies can be configured.

The device provides more clock sources for the system clock, offering customers lightweight, flexible, and diverse working modes. The following clocks can all serve as the system clock:

- **External high-speed clock (HSE): 4~32MHz**
- **External low-speed clock (LSE):32.768kHz**
- **Internal high-speed clock (HSI): 8/12/48MHz**
- **Internal low-speed clock (LSI): 40kHz**
- **PLL clock: up to 48MHz**
- **GPIO external input clock: 5~30MHz**

The clock frequencies of the AHB bus and APB domain can be configured through several dividers. The maximum clock frequency of the AHB bus can reach 48MHz, and the maximum clock frequency of the APB domain can also reach 48MHz.

The Clock Security System (CSS) can monitor failures of the HSE and switch clock sources when a failure is detected.

4.10 GPIO

Each GPIO pin can be configured by software as an output (push-pull or open-drain), an input (floating, pull-up, or pull-down), or as another peripheral function port. Most GPIO pins are shared with digital or analog peripherals. All GPIO pins have high-current carrying capability. When necessary, the peripheral function of an I/O pin can be locked through a specific operation to avoid accidental writes to the I/O registers.

4.11 SYSCFG

This series of chips includes a set of system configuration registers. The main functions of the System Configuration Controller are as follows:

- **Enable or disable I²C Fast Mode Plus on some IO ports.**
- **Remap memory to the code start area.**
- **Manage external interrupts connected to GPIO ports.**
- **Manage TIM3_CH4 input remapping to signals such as LSI, HSI, etc.**
- **Manage the switching of some internal analog signals to IO.**
- **Configure the internal voltage divider (8-bit DAC).**

4.12 Boot Mode

During startup, the boot pins are used to select one of the following boot modes:

- **Boot from user Flash**
- **Boot from system memory**

The bootloader is stored in system memory and can be used to reprogramming the Flash via UART1 (PC8/PC9).

4.13 DMA

The Direct Memory Access Controller (DMA) is responsible for high-speed data transfer between peripherals and memory or between memories. Data is quickly moved from the source address to the destination address without CPU involvement, allowing the CPU to have more resources to handle other applications.

The chip integrates one DMA controller. The DMA controller manages access requests from one or more peripherals. The DMA has an arbiter to handle requests with different DMA priorities.

- **The DMA has 5 independently configurable channels.**
- **Each channel is connected to specific hardware and triggered by that hardware or by software.**
- **Support circular buffer management.**
- **Support DMA request mapping for TIM1/2/3, SPI1, UART1/2, I²C1, and ADC.**

4.14 Interrupts and Events

4.14.1 NVIC

This series of MCUs includes a built-in Nested Vectored Interrupt Controller (NVIC) capable of handling up to 22 maskable interrupt channels (excluding 16 Cortex®-M0 interrupt lines) and 4 interrupt priorities. This module provides flexible interrupt management functionality with minimal interrupt latency.

- **The tightly coupled NVIC enables low-latency interrupt response processing.**
- **Interrupt vector entry addresses directly into the core.**
- **Allow early processing of interrupts.**
- **Handle late-arriving higher-priority interrupts.**
- **Support interrupt tail-chaining functionality.**
- **Automatically save processor state.**
- **Automatically restore upon interrupt return without additional instruction overhead.**

4.14.2 EXTI

The Extended Interrupt and Event Controller (EXTI) is responsible for managing asynchronous interrupts and events: outputting event requests to the CPU, outputting interrupt requests to the interrupt controller, and outputting wakeup requests to the power management module.

EXTI can be divided into two types based on whether the interrupt/event trigger edge is configurable: configurable EXTI (simply called configurable EXTI) and fixed EXTI (simply called fixed EXTI). Fixed EXTI uses rising edge triggering and only works in standby mode to wake up the core from standby mode.

- **Support up to 22 event/interrupt requests.**
 - 22 configurable EXTI lines
 - Trigger edge selectable as rising or falling
 - Dedicated interrupt status bits
 - Can trigger interrupts and events via software
 - 1 fixed EXTI line
- **Each interrupt/event line can be individually triggered and masked.**
- **Detect external signals with pulse widths lower than the APB2 clock width.**

4.15 Independent Watchdog (IWDG)

The Independent Watchdog is clocked by an internal, independent 40kHz RC oscillator (LSI) and includes a 12-bit down-counter and an 8-bit prescaler. Since this RC oscillator is independent of the main clock, it can operate in standby mode. The IWDG is used to reset the entire system in case of problems or as a free-running timer to provide timeout management for applications. It can be configured as software or hardware-started watchdog through option bytes. In debug mode, the counter can be frozen.

By configuring the IWDG_WINR register, the IWDG can operate in window mode.

4.16 Window Watchdog (WWDG)

The Window Watchdog includes a 7-bit down-counter. The counter can be set to free-running mode or used as a watchdog to reset the entire system in case of system failure. The Window Watchdog is driven by the main clock and has an early warning interrupt function. In debug mode, the counter can be frozen.

4.17 Timer

This series of MCUs includes one advanced control timer, two general-purpose timers, and one basic timer. The timer functions are defined in the table below.

Table 4-1 Definition of Timer Function

Type	Timer Name	Counter Resolution	Counter Type	Prescaler Factor	DMA Request	Emergency Brake Input	Capture/Comparative Channel	Complementary Output
Advanced timer	TIM1	16 bit	Increment, decrement, increment/decrement	1~65536	Yes	Yes	3	3
General timer	TIM2	32 bit	Increment, decrement, increment/decrement	1~65536	Yes	No	4	No
	TIM3	16 bit	Increment, decrement, increment/decrement	1~65536	Yes	No	4	No
Basic Timer	TIM6	16 bit	Increment,	1~65536	No	No	No	No

4.17.1 Advanced Timer

This series of MCUs integrates an advanced timer TIM1.

The TIM1 advanced timer can be used as a three-phase PWM generator with 6 channels, as well as a complete general-purpose timer. TIM1 has three independent channels that can be used for:

- **Input capture**
- **Output comparison**
- **Generates PWM edge or center alignment patterns**
- **Single pulse output**
- **Complementary PWM output with programmable dead-time insertion.**

When the advanced timer is configured as a 16-bit conventional timer, it has the same functionality as the basic timer. When configured as a 16-bit PWM generator, the advanced timer has full modulation capability of 0-100%. Due to the same internal structure and most functions as the general timer, the advanced timer can operate in conjunction with the general timer through the timer link function to provide synchronization or event linking functions.

The advanced timer has a shift function for updating events and a simple data movement function, which can be applied to motor control.

In debug mode, the counter can be frozen.

4.17.2 General-purpose Timer

This series of MCUs integrates the following two general-purpose timers.

TIM2 and TIM3

The TIM2 general-purpose timer is based on a 32-bit auto-reload increment/decrement counter and a 16-bit prescaler. The TIM3 general-purpose timer is based on a 16-bit auto-reload increment/decrement counter and a 16-bit prescaler. Both TIM2 and TIM3 have four independent channels. These channels are used for input capture/output comparison, PWM, or single pulse mode output.

TIM2 and TIM3 general-purpose timers can work in conjunction with TIM1 advanced control timers through timer linking functions to provide synchronous or event linking capabilities. Both TIM2 and TIM3 can generate independent DMA requests. TIM2 and TIM3 are capable of processing quadrature incremental encoder signals and also handling the digital outputs from 1 to 3 Hall-effect sensors. In debug mode, its counters can be frozen.

4.17.3 Basic Timer

This series of MCUs integrates a basic timer TIM6.

The TIM6 basic timer is based on a 16-bit auto-reload incrementing counter and a 16-bit prescaler. In debug mode, its counters can be frozen.

4.17.4 System Tick Timer

The System Tick timer is dedicated to the operating system and can be used as a standard decrement counter. It has the following characteristics.

- 24-bit down counter
- reload function
- When the counter is 0, a maskable interrupt can be generated
- Programmable clock source

4.18 ADC

Built-in 1 12-bit analog/digital converter ADC module with up to 9 external channels and 6 internal channels. The A/D conversion of different channels can be performed in single, cyclic, intermittent, or scanning sampling modes.

- 12-bit resolution.
- ADC clock can reach 24MHz, and ADC conversion rate can reach 1MSPS.
- 2 independent sample and hold units, with inputs from 14 analog input channels.
- ADC supports DMA operation.
- Flexible queue configuration, supporting 4 independent conversion queues and 1 test queue.
- The working mode of the queue supports single-channel acquisition and protection mode, dual-channel acquisition and protection mode, single-channel acquisition and protection scanning mode, and BK mode.
- Flexible arbitration mechanism, each queue can be configured with 0-3 levels of priority, with higher numbers indicating higher priority.
- Independent result registers: Each channel has its own independent result register, which can store the current conversion value.
- Channel replacement feature allows redirecting channel conversion requests to other channels. This feature can be used to measure the same input channel and store the conversion results in multiple different result registers.
- Data window comparison function, which can compare the data converted by ADC with the set value.
- Data averaging function, where the data averaging unit performs data preprocessing.
- Trigger Trig delay configuration, which can be configured to delay for a period of time after the trigger signal is generated before starting the ADC conversion.
- Events generated by the advanced control timer TIM1 and the general-purpose timers TIM2/3 can be internally connected to the ADC's start trigger to trigger A/D conversion.

4.18.1 3.18.1 Internal Reference Voltage

The internal reference voltage V_{REFINT} provides a stable bandgap reference voltage output for the ADC.

4.19 Voltage Comparator (COMP)

This series of chips has four low-power comparators COMP1, COMP2, COMP3, and COMP4 built in. These four comparators can be used as independent devices or in combination with timers.

These four comparators can be used for:

- Wake up the MCU from low power consumption mode triggered by analog signals.
- Conditioning analog signals.
- When used in conjunction with the PWM output of the timer, it constitutes a cycle-by-cycle current control loop.

4.20 Operational Amplifier (OPAMP)

The device integrates three operational amplifiers, hereinafter referred to as "op-amps".

They can work in three modes: Standalone, Follower, and PGA.

The output of the operational amplifier can be output to the pin, can be internally fed back to the inverting input terminal, or can be gated and input to the internal ADC for sampling.

4.21 Division and Square Root Calculation Unit (DVSQ)

Division and square root, DVSQ calculation unit supports the following features:

- **Support 32-bit signed number SDIV and unsigned number division UDIV, and supports 32-bit square root operation.**
 - At the same time, the DVSQ calculation unit cannot support both division and square root operations simultaneously, and can only perform one of the two operations.
 - After the division operation of a 32-bit signed/unsigned integer, the quotient and remainder can be obtained simultaneously and updated to the corresponding registers.
 - Division supports the MOD operation.
- **Unsigned square root operation, which can be selected for high-precision square root operation through software.**
- **Pipeline design, each clock completes 2-bit operation.**
- **The computation time varies depending on the data being processed.**
- **Supports zero-based interrupt and overflow interrupt.**

4.22 I²C Bus

The series of MCUs has one I²C bus interface, which can work in multiple master and slave modes, supporting standard mode up to 100kHz, fast mode up to 400kHz, and ultra-fast mode up to 1MHz.

I²C provides hardware support for SMBUS2.0 and PMBUS1.1: ARP capability, host notification protocol, hardware CRCPEC generation/validation, timeout validation, and ALERT protocol management.

I²C also has a clock independent of the CPU clock domain, so that I²C can wake up the MCU from the Stop mode when the address matches.

Table 4-2 I²C Features

I ² C Feature	I ² C1
Master/Slave Mode	Supported
Multi-Master Mode	Supported
Standard/Fast/Super Fast Mode	Supported
7/10 bit Addressing Mode	Supported
Broadcast Call	Supported
Event Management	Supported
Clock Stretching	Supported
Software Reset	Supported
DMA Transfer (Direct Memory Access Transfer)	Supported
Digital and Analog Filters	Supported
SMBUS2.0	Supported
PMBUS1.1	Supported
Independent Clock	Supported
Wake-up from Slave Halt Mode	Supported

4.23 Universal Asynchronous Receiver/Transmitter (UART)

The device is equipped with 2 Universal Asynchronous Receiver/Transmitters (UART1/UART2), with a maximum communication rate of up to 6Mbit/s. It provides hardware management for RS485DE signals, multi-processor communication mode, and single-wire half-duplex communication mode.

The UART interface can utilize a DMA controller.

Table 4-3 UART Features

UART Mode/Feature	UART1/UART2
Data Word Length	7/8/9 bit
Direct Memory Access (DMA) Transfer	Supported
Multiprocessor Communication	Supported
Single-Wire Half-Duplex Communication	Supported
RS232 Hardware Flow Control	Not Supported
RS485 Driver Enable	Supported

4.24 Serial Peripheral Interface (SPI)

This series of MCUs features up to one SPI interface, supporting both slave and master modes, as well as full-duplex and half-duplex communication modes. The SPI can utilize a 3-bit prescaler to generate 8 different master mode frequencies, and each frame can be configured with data lengths ranging from 4 bits to 16 bits.

Table 4-4 SPI Feature

SPI Feature	SPI1
Hardware CRC Calculation	Supported
RX/TX FIFO	Supported
NSS Pulse Mode	Supported
TI Mode	Supported
DMA Transfer	Supported

4.25 RTC

The RTC features a set of continuously running counters that can provide clock functionality through software. It also has alarm interrupt and second interrupt capabilities (both can serve as wakeup sources in standby mode).

The driving clock for the RTC can be selected from either HSE/32 or LSI. The RTC includes a 32-bit programmable counter that, in conjunction with the alarm register, can perform long-duration measurements and generate alarm events. The RTC integrate a 20-bit prescaler for generating the time base clock. When the clock is selected as LSE and an external 32.768 kHz crystal oscillator is attached, and the prescaler register is configured to 0x7FFF, a 1-second long time reference will be generated.

4.26 96-bit UID

The 96-bit Unique Identifier (UID) provides a reference number that is unique to every PANJIT International Inc. chip, regardless of the circumstances. Users cannot modify this identifier. Depending on the application, the 96-bit UID can be read in units of bytes (8 bits), half-words (16 bits), or full words (32 bits). The 96-bit UID is suitable for:

- **Serving as a serial number (e.g., for USB character serial numbers or other terminal applications).**
- **Serving as a password. When programming flash memory, combining this UID with software encryption and decryption algorithms can enhance the security of the code within the flash memory.**
- **Activating the bootstrap process with security mechanisms.**

4.27 Debug Interface (DBG)

The embedded ARM SWJ-DP interface enables the implementation of a serial SWDIO/SWCLK debug interface.

5 Electrical Characteristics

5.1 Maximum Absolute Rating

The maximum rated value is only a short-term pressure value.

Notes:

- Do not operate the chip at this value or any other conditions exceeding the recommended values.
- Refer to Tables 5.1 to 5.3 for the maximum rated values of the chip. Exceeding the maximum rated values may result in permanent damage to the chip.
- Operating for prolonged periods at maximum rated values may affect the chip's reliability.

5.1.1 Limit Voltage Characteristics

Table 5-1 Limit Voltage Characteristics

Symbol	Description	Minimum	Maximum	Unit
V_{IN}	Voltage Range	8	40	V
V_{HO}	$V_{HO1}, V_{HO2}, V_{HO3}$	$V_{CC}-12$	V_{CC}	
V_{LO}	$V_{LO1}, V_{LO2}, V_{LO3}$	-0.3	12	
V_{IO}	Input Voltage on the Pin	-0.3	5.5	
ESD	HBM	-	-	
	ESD	-	-	

5.1.2 Limit Current Characteristics

Table 5-2 Limit Current Characteristics

Symbol	Description	Maximum	Unit
I_{VDD}	Total Current Through V_{DD}/V_{DDA} Power Lines (Supply Current) ⁽¹⁾	105	mA
I_{VSS}	Total Current Through V_{SS} Ground Lines (Outflow Current) ⁽¹⁾	105	
I_{IO}	Output Sink Current on Any I/O and Control Pin	60	
	Output Source Current on Any I/O and Control Pin	60	
$I_{INJ(PIN)}^{(2)}$	Injection Current on Pin ⁽³⁾	-5/+0	
$\sum I_{INJ(PIN)}$	Total Injection Current on All I/O and Control Pins ⁽⁴⁾	-25/+0	

- All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to an external power supply system within the allowable range.
- Reverse injection current can interfere with the analog performance of the device.
- When $V_{IN} > V_{DD}$, there is a forward injection current; when $V_{IN} < V_{SS}$, there is a reverse injection current. The absolute value of the injection current must not exceed the specified range.
- When several I/O pins have injection currents simultaneously, the maximum value of $\sum I_{INJ(PIN)}$ is the sum of the instantaneous absolute values of the forward and reverse injection currents.

5.1.3 Limit Temperature Characteristics

Table 5-3 Limit Temperature Characteristic

Symbol	Description	Minimum	Maximum	Unit
T _{STG}	Storage temperature range	-55	130	°C
T _J	Maximum junction temperature	-55	130	°C

5.1.4 LDO Characteristics

Table 5-4 LDO Characteristic

Symbol	Description	Maximum	Unit
V _{LDO5V}	5V LDO output/ MCU V _{DD} input	5.5	V
I _{LDO5V}	5V LDO output max current	50	mA

5.2 Operating Parameters

5.2.1 Recommended Operating Conditions

Table 5-5 Recommended Operating Condition

Symbol	Description	Minimum	Maximum	Unit
V _{IN}	Power supply voltage range	8	24	V
I _{VIN}	V _{IN} operate range	-	-	mA
V _{LDO5Vout} ⁽¹⁾	5V LDO output voltage range	-	5.5	V
I _{LDO5Vout}	5V LDO output current range	-	50	mA
V _{HO}	V _{HO1} , V _{HO2} , V _{HO3}	V _{CC} -10	V _{CC}	V
V _{LO}	V _{LO1} , V _{LO2} , V _{LO3}	-0.3	10	V
f _{HCLK}	Internal AHB Clock Frequency	-	48	MHz
f _{PCLK1}	Internal APB1 Clock Frequency	-	48	
f _{PCLK2}	Internal APB2 Clock Frequency	-	48	
V _{DD}	Standard Operating Voltage	2.2	5.5	V
V _{REFP} ⁽¹⁾	Analog Operating Voltage	2.2	5.5	V
T	Operating Temperature	-40	105	°C

(1). V_{REFP} can be lower than V_{DD}, for example: V_{DD}=4.2V, V_{REFP}=3.3V; V_{DD}=3.3V, V_{REFP}=2.5V.

5.2.2 BOR Characteristics

Table 5-6 BOR Characteristics

Symbol	Parameter	Gear	Minimum	Typical	Maximum	Unit
V _{BOR} ⁽¹⁾	BOR Detection Level Selection (V _{DD} Rising Edge) (-40°C ~105°C)	V _{BOR0}	2.34	2.42	2.46	V
		V _{BOR1}	2.75	2.83	2.91	
		V _{BOR2}	3.24	3.29	3.35	

Symbol	Parameter	Gear	Minimum	Typical	Maximum	Unit
	BOR Detection Level Selection (V _{DD} Falling Edge) (-40°C~105°C)	V _{BOR3}	3.66	3.72	3.81	
		V _{BOR4}	4.07	4.15	4.26	
		V _{BOR5}	4.45	4.58	4.71	
		V _{BOR6}	4.87	4.97	5.29	
		V _{BOR7}	5.25	5.44	5.58	
		V _{BOR0}	2.11	2.24	2.31	
		V _{BOR1}	2.55	2.63	2.68	
		V _{BOR2}	2.91	3.05	3.09	
		V _{BOR3}	3.32	3.44	3.51	
		V _{BOR4}	3.68	3.83	3.91	
		V _{BOR5}	4.11	4.23	4.33	
		V _{BOR6}	4.51	4.61	4.71	
		V _{BOR7}	4.79	5.02	5.12	
		V _{BORhyst}	BOR Hysteresis	-	150	
t _{BORRST} ⁽²⁾	Effective Time	-	-	10	-	μs

(1) BOR only monitors V_{DD}.

(2) Design guarantee.

5.2.3 On/Off Reset Characteristics

Table 5-7 On/Off Reset Characteristics

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
V _{POR/PDR} ⁽¹⁾	On/Off reset threshold	Falling edge	1.67	1.92	2.16	V
		Rising edge	1.85	2.08	2.35	V
V _{PDRhyst}	PDR hysteresis	-	140	160	170	mV
t _{RSTTEMPO} ⁽²⁾	Reset time	-	-	2	-	ms

(1) PDR and POR only monitor V_{DD}.

(2) Design guarantee.

5.2.4 Internal Reference Voltage

Table 5-8 Internal Reference Voltage Characteristics

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
V _{REFINT}	Internal Reference Voltage	-40 ~ 105°C	-	0.8	-	V

5.2.5 Operating Current Characteristics

Table 5-9 Operating Current Characteristics

Symbol	Mode	Condition	V _{DD} =5V			Unit
			-40°C	25°C	105°C	
I _{run}	Run Mode	SYSCLK= 48MHz; Enable LSI, and turn off the remaining peripherals; All IOs are configured as high impedance state; To retrieve data from Flash, Flash reads for 2 waiting cycles.				mA
		SYSCLK= 8MHz; Enable LSI, and turn off other peripherals; All IOs are configured to high impedance state; Read the value from Flash, and Flash reads 0 waiting cycles.				mA
		SYSCLK= 40kHz; All IOs are configured to high impedance state; Enable LSI, and turn off other peripherals; The value is read from Flash, and Flash reads 0 waiting cycles.				mA
I _{Sleep1}	Sleep Mode 1	SYSCLK= 48MHz; AHB/APB is enabled; Turn off the core clock and all peripherals; All IOs are configured to high impedance state; RAM and peripheral data are maintained.				mA
I _{Sleep2}	Sleep Mode 2	SYSCLK= 8MHz; AHB/APB is activated; Turn off the core clock and all peripherals; All IOs are configured to high impedance state; RAM and peripheral data are maintained.				mA
		Wake up time	-	1.63	-	μs
I _{Sleep3}	Sleep Mode 3	SYSCLK=40kHz; AHB/APB is enabled; Turn off the core clock and all peripherals; All IO configurations are set to high impedance state; RAM and peripheral data are maintained.				μA
		Wake up time	-	83	-	μs

Symbol	Mode	Condition	V _{DD} =5V			Unit
I _{Stop}	Stop Mode	All clocks stop, HSI and HSE oscillators are turned off, LSI oscillator is turned on, and all peripherals are turned off; the LDO operates in the normal power consumption mode; All IOs are configured as high-impedance state; Backup register is maintained; CPU, RAM, and peripheral data are maintained.				μA
		Wake up time	-	6.25	-	μs
I _{LPStop}	Low Power Stop Mode	All clocks stop, HSI and HSE oscillators are turned off, LSI oscillator is turned on, and all peripherals are turned off; LDO operates in low power consumption mode, with all peripherals turned off; All IOs are configured to high impedance state; Backup register is maintained; CPU, RAM, and peripheral data are maintained.				μA
		Wake up time	-	57	-	μs

5.2.6 External High-speed HSE Clock Characteristics


Table 5- 10 HSE Clock Characteristics

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
f _{OSC_IN}	Oscillator clock frequency	-	4	-	32	MHz
R _F ⁽¹⁾	Feedback resistor	-	-	1.1	-	MΩ
T _{stb (HSE)} ⁽²⁾	Oscillator start time	V _{SS} ≤ V _{IN} ≤ V _{DD}	-	0.7	1.8	ms
C	Recommended load capacitance resistance minus the equivalent series capacitance of crystal oscillator (R _s)		-	12	-	pF
I _{DD (HSE)} ⁽¹⁾	Power consumption of HSE oscillator	V _{DD} =3.3V, CL=12pF	-	400	-	μA

(1) Design guarantee.

(2) T_{stb (HSE)} refers to the time from the start of HSE to the output of stable frequency signals.

MCU integrates a HSE negative feedback crystal oscillator circuit inside, and the recommended oscillation circuit outside the chip is shown in the following figure:


Figure 5-1 HSE negative feedback crystal oscillator

MCU also supports direct input of a clock signal through OSC_IN. The clock signal requirements are as follows.

Table 5-11 External clock Input Characteristics

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
f_{HSE_ext}	User external clock source frequency	-	4	-	32	MHz
$DuCy_{(HSE)}^{(1)}$	Duty cycle	-	45	-	55	%

(1) Design guarantee.

5.2.7 Internal High-speed HSI Clock Characteristics

Table 5-12 HSI Clock Characteristics

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
$f_{HSI}^{(1)}$	Clock frequency	-	-	48	-	MHz
$DuCy_{(HSI)}^{(1)}$	Duty cycle	-	45	50	55	%
$ACC_{(HSI)}$	Oscillator accuracy	After the user calibrates the RCC_CR register	-1	-	1	%
		Factory calibration $T_A = -40 \sim +105^\circ\text{C}$	-1.3	-	1.0	
$T_{stb (HSI)}^{(1)}$	Oscillator start time	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	8	11	μs
$I_{DD (HSI)}^{(1)}$	Power consumption of oscillator	48MHz, $V_{DD}=5\text{V}$	-	115	145	μA

(1) Design guarantee.

5.2.8 Internal Low-speed LSI Clock Characteristics

Table 5-13 LSI Clock Characteristics

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
f_{LSI}	Clock frequency	-	-	40	-	kHz
$T_{su (LSI)}^{(1)}$	Oscillator start time	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	50	150	μs

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
$I_{DD(LSI)}$ (1)	Power consumption of oscillator	-	-	250	-	nA

(1) Design guarantee.

5.2.9 PLL Characteristics

Table 5- 14 PLL Characteristics (1)

Symbol	Parameter	Minimum	Typical Value	Maximum	Unit
f_{PLL_IN}	Input clock frequency	2	-	48	MHz
	Input clock duty cycle	45	50	55	%
f_{PLL_OUT}	Output clock frequency	6	-	48	MHz
t_{LOCK}	Phase-locking time	-	60	150	μ s

(1) Design guarantee.

5.2.10 Characteristics of Flash Memory

Table 5- 15 Characteristics of Flash Memory

Symbol	Parameter	Minimum	Typical Value	Maximum	Unit
T_{PROG}	Word Write Time	62	62	102	μ s
T_{ERASE}	Page Erase Time	100	100	200	ms
	Chip Erase Time	100	100	200	ms
I_{DDPROG}	Word Write Current	-	-	8	mA
$I_{DDERASE}$	Page/Chip Erase Current	-	-	9	mA
I_{DDREAD}	Read Current @ 25MHz	-	-	3	mA
N_{END}	Erase-Write Endurance	100	-	-	k times
t_{RET}	Data Retention Time	10	-	-	years

5.2.11 IO Input Pin Characteristics

Table 5- 16 IO Input Pin Characteristics

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
V_{IH}	Input High Level	$V_{DD}=3.3V$	$0.65 \cdot V_{DD}$	-	-	V
V_{IL}	Input Low Level	$V_{DD}=3.3V$	-	-	$0.2 \cdot V_{DD}$	V
V_{IHhys}	Input High Level	$V_{DD}=3.3V$	$0.65 \cdot V_{DD}$	-	-	V
V_{ILhys}	Input Low Level	$V_{DD}=3.3V$	-	-	$0.2 \cdot V_{DD}$	V
V_{hys}	Schmitt Trigger Hysteresis Voltage	$V_{DD}=3.3V$	-	-	$0.2 \cdot V_{DD}$	mV

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
I _{lkg}	Input Leakage Current	V _{DD} =3.3V; 0<V _{IN} <3.3V	-	5	-	nA
		V _{DD} =3.3V; V _{IN} =5V	-	5	-	nA
R _{PU}	Pull-up Resistor	V _{IN} =V _{SS}	-	33	-	kΩ
R _{PD}	Pull-down Resistor	V _{IN} =V _{DD}	-	33	-	kΩ
C _{IO} ⁽¹⁾	I/O Pin Capacitance	-	-	-	10	pF

(1) Design guarantee.

5.2.12 IO Output Pin Characteristics

Table 5-17 IO Output Pin Characteristics

Symbol	Parameter	Condition	Minimum	Typical Value	Maximum	Unit
V _{OH}	Output High Level	2.4V ≤ V _{DD} ≤ 5.5 V	0.8*V _{DD}	-	-	V
V _{OL}	Output Low Level	2.4V ≤ V _{DD} ≤ 5.5 V	-	-	0.2* V _{DD}	V

5.2.13 NRST Reset Pin Characteristics

A pull-up resistor is integrated inside the NRST pin, and the periphery can be connected to any circuit or an external RC circuit.

Table 5-18 NRST Pin Input Characteristics

Symbol	Parameter	Minimum	Typical Value	Maximum	Unit
T _{Noise}	Low level is ignored	-	-	80	ns

5.2.14 TIM Counter Characteristics

Table 5-19 TIM1 Characteristics (1)

Symbol	Condition	Minimum	Maximum	Unit
F _{EXT}	Timer external clock frequency for CH1 to CH3	-	f _{TIMxCLK} /2	MHZ

(1) Design guarantee, f_{TIMxCLK} = 48MHZ.

Table 5-20 TIM2/3 Characteristics (1)

Symbol	Condition	Minimum	Maximum	Unit
F _{EXT}	Timer external clock frequency for CH1 to CH4	-	f _{TIMxCLK} /2	MHZ

(1) Design guarantee, f_{TIMxCLK} = 48MHZ.

5.2.15 ADC Characteristics

Table 5-21 ADC Characteristics

Program	Describe	Condition	Minimum	Typical Value	Maximum	Unit
V _{DD}	Analog supply voltage when ADC is on	-	2.0	5	5.5	V
V _{REFP}	Positive reference voltage	-	2.0	5	5.5	V

Program	Describe	Condition	Minimum	Typical Value	Maximum	Unit
V _{REFN}	Negative reference voltage	-	0	0	0	V
f _{ADC}	ADC clock frequency	-	0.3	12	24	MHz
f _S ⁽¹⁾	sampling frequency	f _{ADC} = 12MHz	-	0.857	-	MHz
f _{TRIG} ⁽¹⁾	External trigger frequency	f _{ADC} = 12 MHz	-	-	705	kHz
			17	-	-	Cycles
V _{AIN}	Conversion voltage range	-	V _{REFN}	-	V _{REFP}	V
R _{AIN} ⁽¹⁾	External input impedance	Please refer to Table 5- 25 for details				kΩ
R _{ADC} ⁽¹⁾	Sampling switch resistance	-	-	-	2	kΩ
C _{ADC} ⁽¹⁾	sample-and-hold capacitor	-	-	5	-	pF
JitterADC	ADC trigger conversion jitter	-	-	1	-	Cycles
t _S ⁽¹⁾	Sampling time	f _{ADC} = 12MHz	1.5	-	239.5	Cycles
t _{CONV} ⁽¹⁾	The total conversion time includes the sampling time	f _{ADC} = 12MHz; 12bit resolution	14	-	252	Cycles

(1) Design guarantee.

(2) The specified values only include the ADC timing. It does not include the delay of register access. The calculation formula for the maximum input impedance R_{AIN} needs to satisfy:

$$R_{AIN} < \frac{T_s}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

Among them, the value of N resolution is 12.

The allowable error is less than 1/4 LSB Least Significant Bit, LSB.

Table 5-22 Maximum Input Impedance (f_{ADC} = 12 MHz)

Sampling Period Ts (Cycles)	Sampling Time tS (μs)	Maximum Input Impedance (kΩ)
1.5	0.125	0.577
7.5	1.6	10.8
13.5	1.125	21.1
28.5	2.375	46.9
41.5	3.458	69.3
55.5	4.625	93.3
71.5	5.958	120.8
239.5	19.958	409.5

Table 5-23 ADC Accuracy

Symbol	Parameter	Test Conditions	Typical Value	Maximum	Unit
ET	Total unadjustable error ⁽¹⁾	$V_{DD}=V_{REFP}=5V,$ $f_{ADC} = 12 \text{ MHz},$	-	13	LSB
EO	Offset error ⁽²⁾		-	3	
EG	Gain error ⁽³⁾		-	5	
ED	Differential linear error ⁽⁴⁾		-	2	
EL	Integral linear error ⁽⁵⁾		-	3	

(1). Total non-adjustable error: the maximum deviation between the actual transfer curve and the ideal transfer curve.

(2). Offset error: The deviation between the first actual conversion and the first ideal conversion.


(3). Gain error: The deviation between the last ideal transition and the last actual transition.

(4). Differential linear error: the maximum deviation between the actual step and the ideal step.

(5). Integral linear error: The maximum deviation between any actual transition and the end point correlation line.

Explain:

- ADC accuracy and negative injection current: Avoid injecting negative current on any standard non-robust analog input pin, as this can significantly reduce the accuracy of performing conversions on another analog input pin. It is recommended to add a Schottky diode pin to the standard analog pin that may inject negative current to ground.
- Better ADC performance can be achieved within a limited range of V_{DDA} , frequency, and temperature.
- The data is based on characterization results and has not been tested in production.


Figure 5-2 ADC Accuracy Characteristics




Figure 5-3 Typical Connection Diagram of ADC

(1). The ADC characteristics of RADC and CADC values are shown in Table 5-24.

$C_{\text{parasitic}}$ equals PCB capacitance depending on soldering and PCB layout quality plus pad capacitance of approximately 7 pF. A too high tangential value will reduce the conversion accuracy. To compensate for this, f_{ADC} should be minimized.

Recommendations for PCB design for ADC sampling: power decoupling should be carried out according to Figure 6-1. To ensure the accuracy of ADC conversion, it is recommended to use ceramic capacitors with a capacitance of 10 nF and place them as close to the chip as possible.

5.2.16 DAC Voltage Divider Characteristics

Table 5-24 DAC Voltage Divider Characteristics

Program	Describe	Condition	Minimum	Typical Value	Maximum	Unit
V_{DD}	Analog power supply voltage when DAC is turned on	-		5	5.5	V
R_{O}	Output impedance	DAC buffer is activated	-	7	-	k Ω
$I_{\text{OUT}}^{(1)}$	Output current	DAC buffer is activated	-	-	2	mA

(1) Design guarantee.

5.2.17 Characteristics of Voltage Comparator COMP

Table 5-25 COMP Characteristics

Program	Describe	Condition	Minimum	Typical Value	Maximum	Unit
V_{DD}	Analog power supply voltage	-	2.2	5	5.5	V
V_{com}	Input common mode voltage	-	0.2	-	5.3	V
V_{diff}	Input differential mode voltage	Low-power Low-speed mode	-	-	40	mV
		High-power high-speed mode	-	-	10.5	

Program	Describe	Condition	Minimum	Typical Value	Maximum	Unit
V _{hy}	Hysteresis voltage	Gear 1	-	0	-	mV
		Gear 2	-	10	-	
		Gear 3	-	20	-	
I _{OP}	Working current (V _{DD} =5V, static power consumption)	Low-power Low -speed mode	1.405	2.81	3.74	μA
		High-power high-speed mode	22.2	38.55	42.42	
T _{dly} ⁽¹⁾	Output delay (No delay)	High power consumption and high speed mode Rising edge	28.67	42.81	79	ns
		Low power consumption and low speed mode Rising edge	142.3	287.4	753.4	
		High-power high-speed mode Descending edge	30.62	57.8	72.13	
		Low-power low-speed mode Descending edge	206.5	597.2	849.8	

(1) Design guarantee.

5.2.18 Characteristics of Operational Amplifier OPAMP

Table 5- 26 OPAMP Characteristics

Program	Describe	Condition	Minimum	Typical Value	Maximum	Unit
V _{DD} ⁽¹⁾	Analog power supply voltage	-	2.7	5	5.5	V
V _{OUT}	output voltage	-	0.2	-	V _{DDA} -0.2	V
CMIR	Input common mode voltage	-	0	-	5.5	V
I _{bias} ⁽²⁾	Input bias current	-	0.8	1	1.2	μA
I _{load}	Output current	R _L =100Ω, V _{DD} =5V	-	6	-	mA
I _q	Working current	Static mode	-	-	1100	μA
I _I ⁽²⁾	leakage current	Operational amplifier turned off	-	2.00	170.00	nA
V _{OS}	Input bias voltage	Before calibration	-	±15	-	mV
		After calibration	-	±2.5	-	mV
CMRR ⁽²⁾	Common mode rejection ratio	-	51	-	145	dB
PSRR ⁽²⁾	Power supply rejection ratio	-	41	70	109.4	dB

Program	Describe	Condition	Minimum	Typical Value	Maximum	Unit
UGF	unit gain bandwidth	-	-	6	6.4	MHz
SR	Pressure swing rate	(5%-95%) rising	5.213	6.251	8.061	V/ μ s
		(5%-95%) falling	5.278	6.571	8.679	
ϕ	Phase margin	-	47.09	70.93	84.58	Deg
PGA gain	PGA gain	Gear 1	-	1	-	times
		Gear 2	-	2	-	
		Gear 3	-	5	-	
		Gear 4	-	8	-	
		Gear 5	-	10	-	
		Gear 6	-	14	-	
		Gear 7	-	16	-	
		Gear 8	-	20	-	

(1) Design guarantee.

5.2.19 Dynamic Electrical Characteristics of Three-phase Gate Driver

Table 5-27 Dynamic Electrical Characteristics of Three-phase Gate Driver (1)

Parameter	Definition	Minimum	Typical Value	Maximum	Unit
V _{UVLO_F}	Undervoltage lockout voltage of VIN, falling edge		6.05		V
V _{UVLO_R}	Undervoltage lockout voltage of VIN, rising edge		6.55		V
V _{UVLO_H}	VIN UVLO hysteresis		500		
R _{PD}	Pull down resistor		140		k Ω
I _{OHL}	Low side/high side: Peak current output of the upper tube, V _O =0, V _{IN} =5V		300		mA
I _{OLL}	Low/High Side Lower Tube Absorption Peak Current, V _O =15V, V _{IN} =0V		60		mA
V _{PCLAMP}	V _{GS} clamping voltage, driving external PMOS	-10		-8	V
V _{NCLAMP}	V _{GS} clamping voltage, driving external NMOS	8		10	V
R _{pd}	Pull down resistor		9.3		k Ω
T _{OND}	Open Delay		90		nS
T _{OFFD}	turn-off delay		30		nS
T _{HR}	Rising time of upper tube		35		nS
T _{HF}	Falling time of upper tube		400		nS
T _{LR}	Rising time of lower tube		200		nS
T _{LF}	Lowering time of the lower tube		40		nS

Parameter	Definition	Minimum	Typical Value	Maximum	Unit
DT	Dead Zone Time		50		nS
T _{OTP}	Overheat protection threshold, turn off the entire drive part		150		°C
T _{OTPHYS}	Overheat protection delay		15		°C

6 Typical Circuit

6.1 Power Supply




Figure 6-1 Power Diagram

(1). V_{REFP} , V_{DD} 和 V_{DDA} are the same pin. For details, "7.2 Definition of pins for each package".

7 Pin Definition

This series of chips defines the QFN40 package, and this chapter introduces the pin definitions for each package.

7.1 QFN40 Package




Figure 7-1 Pin Diagram

7.2 Definition of Pins for Each package

Table 7-1 Definition of Pins for Each Package

QFN40	Pin Name (Default Function After Reset)	Pin Type (1)	Support 5V Tolerance	Pin Multiplexing Function	Pin Additional Function
1	PC8/SWCLK (SWCLK)	I/O	FT	CM0_SWCLK UART1_TX/UART1_RX ADC_EXT_TRIG	COMP1_INN1 EXTIN8
2	PC9/SWDIO (SWDIO)	I/O	FT	CM0_SWDIO UART1_RX/UART1_TX	COMP2_INN1 EXTIN9

QFN40	Pin Name (Default Function After Reset)	Pin Type (1)	Support 5V Tolerance	Pin Multiplexing Function	Pin Additional Function
				ADC_EXT_TRIG	
3	PC10/HSE_IN (PC10)	I/O	-	-	HSE_IN COMP3_INN1 OPA3_INN1 EXTIN10
4	PC11/HSE_OUT (PC11)	I/O	-	-	HSE_OUT COMP4_INN1 OPA3_OUT2 EXTIN11
5	V _{DD} /V _{DDA} / VREFP	S	-	Digital/analog/reference power supply	
6	VSS/VSSA/ VREFN	S	-	Digital/analog/reference power supply ground	
7	PA0	I/O	FT	-	CKI_4 ADC_IN0 EXTIN0
8	PA2	I/O	FT	TIM3_CH1 COMP4_OUT	ADC_IN2 OPA2_OUT1 EXTIN2
9	PA3	I/O	FT	COMP3_OUT	ADC_IN3 OPA2_INN1 EXTIN3
10	PA4	I/O	FT	COMP1_OUT	CKI_1 ADC_IN4 EXTIN4
11	PA5	I/O	FT	COMP2_OUT TRACE_TX	ADC_IN5 DAC1_OUT EXTIN5
12	PA6	I/O	FT	RCC_MCO	ADC_IN6 COMP1_INP1 EXTIN6
13	PA7	I/O	FT	-	ADC_IN7 OPA1_OUT1 COMP2_INP1 EXTIN7
14	PA8	I/O	FT	RCC_MCO	ADC_IN8 OPA1_INN1 COMP3_INP1 EXTIN8
15	PA9	I/O	FT	-	ADC_IN9 COMP4_INP1 OPA1_INP2 OPA2_INP2 EXTIN9

QFN40	Pin Name (Default Function After Reset)	Pin Type (1)	Support 5V Tolerance	Pin Multiplexing Function	Pin Additional Function
16	PA10	I/O	FT	-	COMP1_INN0 COMP2_INN0 COMP3_INN0 COMP4_INN0 OPA3_INP1 EXTIN10
17	PA13	I/O	FT	-	OPA1_INP1 OPA2_INP1 EXTIN13
18	PA14	I/O	FT	-	OPA1_PGA_N OPA2_PGA_N COMP1_INP0 COMP2_INP0 COMP3_INP0 COMP4_INP0 OPA3_INP0 EXTIN14
19	PB1	I/O	FT	-	OPA1_INP0 OPA2_INP0 EXTIN1
20	VIN	S	-	Chip power supply VM and LDO power input pin	
21	HO1	O	-	High-side gate driver output of channel 1	
22	LO1	O	-	Low-side gate driver output of channel 1	
23	HO2	O	-	High-side gate driver output of channel 2	
24	LO2	O	-	Low-side gate driver output of channel 2	
25	HO3	O	-	High-side gate driver output of channel 3	
26	LO3	O	-	Low-side gate driver output of channel 3	
27	PB8	I/O	FT	TIM1_ETR	EXTIN8
28	PB9	I/O	FT	TIM1_BKIN	EXTIN9
29	PB10	I/O	FT	TIM1_CH1 TIM1_CH3 ADC_EXT_TRIG SPI_CLK UART2_RX/UART2_TX	EXTIN10
30	PB11	I/O	FT	TIM1_CH2 ADC_EXT_TRIG SPI_CS UART2_TX/UART2_RX	EXTIN11
31	PB12	I/O	FT	TIM1_CH1 TIM1_CH3 I ² C_SCL UART2_DE	EXTIN12

QFN40	Pin Name (Default Function After Reset)	Pin Type (1)	Support 5V Tolerance	Pin Multiplexing Function	Pin Additional Function
32	PB13	I/O	FT	TIM1_CH1N TIM1_CH3N SPI_MISO UART1_RX/UART1_TX	EXTIN13
33	PB15	I/O	FT	TIM1_CH3N TIM1_CH1N I ² C_SDA UART1_DE	EXTIN15
34	PC0/BOOT0 (PC0)	I/O	FT	TIM1_ETR ADC_EXT_TRIG TIM2_CH4	EXTIN0
35	PC1	I/O	FT	TIM2_CH3 SPI_CLK	EXTIN1
36	PC2	I/O	FT	TIM2_CH2 TIM3_CH3 SPI_CS	EXTIN2
37	PC3	I/O	FT	TIM2_CH1 TIM3_CH2 SPI_MISO	EXTIN3
38	PC4	I/O	FT	TIM3_CH1 SPI_MOSI TRACE_TX	CKI_3 OPA3_INP2 EXTIN4
39	PC6/LSE_IN (PC6)	I/O	-	TIM3_CH3 I ² C_SDA	LSE_IN EXTIN6
40	PC7/NRST (PC7)	I/O	FT	TIM3_CH4	NRST EXTIN7

(1). I represents input, O represents output, I/O represents input/output, and S represents power supply.

Explain:

- Unless otherwise specified, all I/O are set to analog input during and after reset.
- For pin multiplexing functions, please refer to the "Pin Multiplexing AF Function Table".

7.3 Pin Multiplexing AF Function Table

Table 7-2 Pin Multiplexing AF Function Table

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PC8	SWCLK	ADC_EXT_TRIG	-	-	-	-	UART1_TX	-
PC9	SWDIO	ADC_EXT_TRIG	-	-	-	-	UART1_RX	-
PC10	-	-	-	-	-	-	-	-
PC11	-	-	-	-	-	-	-	-
PA0-AIN0	-	-	-	-	-	-	-	-

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA2-AIN2	COMP4_OUT	-	-	-	-	TIM3_CH1	-	-
PA3-AIN3	COMP3_OUT	-	-	-	-	-	-	-
PA4-AIN4	COMP1_OUT	-	-	-	-	-	-	-
PA5-AIN5	COMP2_OUT	-	-	-	-	-	TRACE_TX	-
PA6-AIN6	RCC_MCO	-	-	-	-	-	-	-
PA7-AIN7	-	-	-	-	-	-	-	-
PA8-AIN8	RCC_MCO	-	-	-	-	-	-	-
PA9-AIN9	-	-	-	-	-	-	-	-
PA10	-	-	-	-	-	-	-	-
PA13	-	-	-	-	-	-	-	-
PA14	-	-	-	-	-	-	-	-
PB1	-	-	-	-	-	-	-	-
PB2	-	-	TIM1_CH3N	TIM1_CH1	TIM1_CH1N	-	-	-
PB3	-	-	TIM1_CH3	TIM1_CH2	TIM1_CH2N	-	-	-
PB4	-	-	TIM1_CH2N	TIM1_CH3	TIM1_CH3N	-	-	-
PB5	-	-	TIM1_CH2	TIM1_CH1N	TIM1_CH1	-	-	-
PB6	-	-	TIM1_CH1N	TIM1_CH2N	TIM1_CH2	-	-	-
PB7	RCC_MCO	-	TIM1_CH1	TIM1_CH3N	TIM1_CH3	-	-	-
PB8	-	-	TIM1_ETR	-	-	-	-	-
PB9	-	-	TIM1_BKIN	-	-	-	-	-
PB10	-	ADC_EXT_TRIG	TIM1_CH3	TIM1_CH1	-	-	UART2_RX	SPI_CLK
PB11	-	ADC_EXT_TRIG	TIM1_CH2	TIM1_CH2	-	-	UART2_TX	SPI_CS
PB12	-	-	TIM1_CH1	TIM1_CH3	-	-	UART2_DE	I ² C_SCL
PB13	-	-	TIM1_CH3N	TIM1_CH1N	-	-	UART1_RX	SPI_MISO
PB15	-	-	TIM1_CH1N	TIM1_CH3N	-	-	UART1_DE	I ² C_SDA
PC0	-	ADC_EXT_TRIG	TIM1_ETR	-	TIM2_CH4	-	-	-
PC1	-	-	-	-	TIM2_CH3	-	-	SPI_CLK
PC2	-	-	-	-	TIM2_CH2	TIM3_CH3	-	SPI_CS
PC3	-	-	-	-	TIM2_CH1	TIM3_CH2	-	SPI_MISO
PC4	-	-	-	-	-	TIM3_CH1	TRACE_TX	SPI_MOSI
PC6	-	-	-	-	-	TIM3_CH3	-	I ² C_SDA
PC7-NRST	-	-	-	-	-	TIM3_CH4	-	-

8 Packaging Parameters

8.1 Package Size

QFN40 is 6 mm x 6 mm, with a 0.5 mm pitch.




Figure 8-1 QFN40 Package Size

Table 8-1 QFN40 Package Size Parameter

Symbol	Minimum(mm)	Typical Value(mm)	Maximum(mm)
A	0.700	0.750	0.800
A1	0.000	0.020	0.050
A3	0.203REF		
D	5.950	6.000	6.050
E	5.950	6.000	6.050
D2	4.650	4.700	4.750
E2	4.650	4.700	4.750
b	0.200	0.250	0.300
L	0.350	0.400	0.450
e	0.50BSC		
K	0.25	-	-

(1). The value in inches is converted from the corresponding value in millimeters and rounded to four decimal places.

9 Acronyms

Abbreviation	Full Name
ADC	Analog-to-Digital Converter
AHB	Advanced High-Performance Bus
APB	Advanced Peripheral Bus
AWU	Auto-Wakeup
CSS	Clock Security System
CTS	Clear to Send
DMA	Direct Memory Access
EXTI	Extended Interrupts and Events Controller
GPIO	General Purpose Input Output
HSE	High Speed External (Clock Signal)
I ² C	Inter-Integrated Circuit
I2S	Inter-IC Sound
IWDG	Independent Watchdog
LSI	Low-Speed Internal (Clock Signal)
MCU	Microcontroller Unit
MSPS	Million Samples Per Second
NVIC	Nested Vectored Interrupt Controller
PDR	Power-Down Reset
PGA	Programmable Gain Amplifier
PLL	Phase Locked Loop
POR	Power-On Reset
PPM	Parts per Million
PWM	Pulse Width Modulation
RCC	Reset and Clock Control
RISC	Reduced Instruction Set Computing
RTS	Request to Send
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SWD	Serial Wire Debug
UART	Universal Asynchronous Receiver Transmitter
WWDG	Window Watchdog

10 Version History

Version	Date	Changes
Rev.1.0	2025-06-04	Initial release
Rev.1.1	2025-07-15	Modified: Section 9 "Acronyms" (removed Description in Chinese) Added: Section 10 "Version History"

Disclaimer

MetaWells Co., Ltd. and all other MetaWells Co., Ltd. trademarks are the exclusive property of MetaWells Co., Ltd.. Any mention of additional trademarks or registered trademarks in this document is made in acknowledgment of their respective owners.

Without the consent of MetaWells Co., Ltd. , any modification to any part or subsection of the company's product specifications and datasheets is strictly prohibited in any form or manner. MetaWells Co., Ltd. reserves the rights to make changes of the content herein the document follow PCN procedure. Please refer to our website for latest document. It is recommended that customers obtain the latest version of relevant information and verify its timeliness and completeness before placing an order. All products are sold in accordance with the terms and conditions provided in the sales contract at the time of order confirmation, which includes warranty scope, intellectual property rights, and liability limitations.

During the sales period, MetaWells Co., Ltd. guarantees that the performance of the products will be in accordance with the company's standard warranty. The company utilizes testing and other quality control techniques to ensure the necessity to maintain this warranty. Except for government-mandated requirements, there is no need for special testing of measurement tables or other instruments.

Customers must acknowledge that our products are not intended or manufactured for use in life support systems or other high-risk activities or environments. The utilization of our products in such applications may lead to severe consequences, including personal injury, loss of life, property damage, or environmental harm. Our products are explicitly not warranted for deployment in high-risk activities, and we shall bear no responsibility towards customers or third parties for such usage.

MetaWells Co., Ltd. commits to providing technical support, assistance, advice, and information, in line with our current capabilities, including guidance related to the design, development, or debugging of purchased boards or other applications. However, we hereby disclaim all warranties concerning technical support, merchantability, or fitness for a particular purpose. We do not guarantee the error-free operation of boards or applications in conjunction with our support services, and we shall not be held liable for any consequences arising from the utilization of our support services.

Copyright© MetaWells Co., Ltd. 2024

Website: www.MetaWells.com